Abstract-In this paper, the design of an active millimeterwave frequency doubler using an Si/SiGe heterojunction bipolar transistor (HBT) as the active device is studied. Simulations are made using a developed physics-based largesignal model for Si/SiGe HBT's, which includes thermal dependence. Despite the high output operating frequency of the fabricated doubler being close to Ñ Ü 67 GHz for the Si/SiGe HBT, the conversion efficiency in a not completely optimized circuit is found to be better than -12 dB. The 3-dB bandwidth for the doubler is about 7.4%. These results are found to be comparable to a heterojunction fieldeffect transistor (HFET) doubler operating equally close to its Ñ Ü . Simulated results of the doubler performance with varied terminating impedances for the HBT are presented as design aids.
I. INTRODUCTION
Ì HE objective for investigating silicon-based (monolithic) microwave integrated circuit [(M)MIC] technology is the inherent possibility to realize millimeter-wave single-chip systems having advanced signal processing capabilities. Siliconbased active devices such as Si/SiGe heterojunction bipolar transistors (HBT's) have shown great potential of performance where devices with a maximum frequency of oscillation ( Ñ Ü ) of 70 GHz have been implemented in circuits and Ñ Ü of 160 GHz has been reached recently in common emitter configuration for single devices [1] , [2] . Moreover, high-resistivity silicon which is the substrate material for millimeter-wave SiGe-based circuits, has been shown to give dielectric losses within the same order as semi-insulating GaAs at millimeter-wave frequencies [3] .
In order to evaluate the feasibility of the SiGe technology for applications at millimeter-wave frequencies, demonstra-tors are being designed. A first demonstrator chosen for evaluation of the silicon-based (M)MIC-technology is a 55 GHz frequency multiplier using an HBT as the active device, having an Ñ Ü of 67 GHz. The frequency multiplier provides the opportunity to evaluate not only the application, but also non-linear models developed for the millimeter-wave SiGe HBT's. The majority of designs of active millimeter multipliers are based on FET devices as the non-linear component [4] - [5] . A frequency multiplier for lower microwave frequencies using an AlInAs/GaInAs/InP HBT was recently presented showing promising results [6] . As far as the authors know, no frequency multiplier for millimeter wave has been presented using an SiGe HBT as the active device.
II. HBT MODEL
A large-signal model whose parameters can be directly related to the physical transistor has been developed for nonlinear applications. A modified Ebers-Moll model having transit time delay added to the current generator has been shown to sufficiently model HBT transistors at microwave frequencies [7] . The model has the benefit of taking into account the physical properties of the transistor and of having only a moderate number of parameters. Also of importance is that the variation of the technological parameters such as layer structure and geometries of the device can be accounted for.
The implementation of the model has been done in a SPICElike simulator using a Microwave Design System (MDS) from Hewlett-Packard. A special feature in MDS called the symbolically defined device (SDD) has been used for modeling the intrinsic part of the transistor, schematically shown as the shaded part in Fig. 1(a) .
For simplicity and computational speed, the model has been divided into three levels, each describing one part of the actual transistor where the lowest level mainly accounts for pad and contacting parasitics, using only linear elements. The middle level describes extrinsic parasitic resistances and reactances, some of which are bias dependent.
The highest level models the intrinsic part of the transistor (see Fig. 1(a) , shaded part), where the aim has been to use elements that give a discrete analogy to the electrical processes occurring. For this reason, separate diodes are used in each junction to model the ideal electron and hole injection currents (Á , Á Ê ) and (Á , Á Ê ), respectively, where the indexes , , and Ê denote electrons, holes, forward and reverse currents, respectively [see Fig. 1(a) ]. As a result, « and «Ê for the current generators in Fig. 1(a) do not need to account for electron injection efficiency which makes electrical modeling of thermal effects less complex. Since the electron and hole injection exhibit different thermal dependence due to different bandgaps in the different layers, a separate treatment of these currents make any function describing their interdependence in a unified diode superfluous. The current generators Á Ä and Á Ä have been added to empirically model high injection effects and the surface currents occurring on a mesa device structure. The capacitances and have been calculated using the SPICE model for junction depletion capacitances taking into account charge compensation in the collector space charge region which occurs at high collector currents for the base-collector capacitance [8] .
Thermal modeling has been accomplished by creating an interface via the SDD, making it possible to use different complexities in the thermal model; from a lumped thermal resistance to nonlinear models derived from FEM-simulations, see Fig. 1 
(b).
In this application, a lumped structure like the one in Fig. 1(b) is sufficient for finding the correct bias point.
The analytical expressions which the model parameters are based on are useful for a first estimation of transistor behavior. Starting values for the parameters are calculated from given device geometries, layer structure and known semiconductor properties. However, due to the complexity in the physical relations governing the semiconductor, and to uncertainties in the fabrication process, some of these parameters that are used in the calculations, inherently contain errors. Extraction and fitting of some model parameters to measured data is, therefore, necessary.
The measurements, performed at a known ambient temperature, result in Gummel, I-V plots and S-parameter curves at different bias. It is desirable to measure the S-parameters at low and high collector current and at least one intermediate value to get information of transistor behavior at the most important bias levels.
The fitting of parameters is done in a two-step process. Initially, only the technological parameters are allowed to vary within limits known from the fabrication process. Following this first step, elements in the equivalent circuit that do not directly re- late to the intrinsic transistor are varied to further improve the accuracy of the model. Parameters relating to nonidealities in the transistor-like leakage currents occurring on the surfaces of the collector and emitter and the base current at high injection have been extracted to achieve good agreement with measured dc characteristics. Additionally, certain resistors and time delays of the current generators are adjusted to best fit the measured S-parameters.
In order to verify the model, the electrical characteristics were calculated for a 1 m ¢ 20 m emitter-area HBT with device geometry and layer structure similar to the one described in [9] . With some necessary adjustment of technological parameters due to inherent variations in the fabrication process, the resulting I-V characteristics and S-parameters have been calculated and compared to measurements (see Figs. 2 and 3 ). As can be seen, the simulated results agree with both the dc and RF measurements. The slightly sharper kink for simulated I-V characteristics in Fig. 2 at low Î and high Á compared to the measured data is likely caused by a quasi-saturation creating a base pushout effect occurring when the base-collector junction is forward biased [10] . The typical decrease in ¬ at high Á with increasing Î is caused by the self-heating effect [8] . For comparison, the I-V characteristics have also been calculated without a thermal model (Ê Ø in Fig. 1(b) is set to 0) (see Fig. 2 ). The S-parameters are verified for a variation in collector current of one order of magnitude, thus making large-signal modeling plausible. The simulation model for the doubler (see Fig. 4 ), developed in MDS, consists of separated ideal loads for the different frequencies of interest, i.e., fundamental, second and third harmonic respectively. The loads have been realized either as impedances or as reflection coefficients. The impedance coefficients have been used on the input for the fundamental frequency and on the output for the second harmonic [see Fig. 4 (c) and (e)]. The latter have been used when a reactive low-loss termination is desirable [see Fig. 4 
(a), (b), (d) and (f)].
The process of designing the passive circuitry around the transistor has consisted of two conceptual steps which have been iterated to find an as optimal design as possible. In the first step, ideal impedances/reflection coefficients (described above) have been used. They have been optimized using assumptions that the circuit should as efficiently as possible match the transistor to 50 ª on the input at the fundamental frequency and on the output at the second harmonic. Further, the input should block the second harmonic and the output should block the fundamental frequency.
In the second step, the calculated optimum impedances/Sparameters for the input and output circuits have been used for deriving a matching circuit using 50 ª transmission lines shunted by shorted and open stubs. Since the resulting circuit does not have exactly the same characteristics as the ones found in the first step, it is necessary to recalculate the ideal input match- ing circuit of the multiplier, setting the impedances on the output to the ones found in the second step. Further iterations, e.g., optimizing the output with given impedances on the input, did not improve the overall performance. In the simulations, the impact from the terminations on the performance of the doubler has been studied by varying each of these around their nominal value in the optimized structure, keeping other parameters fixed at their optimal values (see Table I ).
In doing so, it can be noticed that they either affect input matching or output power, but only some parameters affect both. This has been a great advantage when performing optimizations since fewer parameters have needed to vary for each goal function. As can be seen in Fig. 5(a) , the input absorbed power is affected only by the input source impedance (see Fig. 4 ), and by the phase (³ Ç½ ) of the reflection on the output, at the fundamental frequency. If the phase (³ Ç½ ) can be kept away from the region where it strongly degrades input matching, it can be allowed to vary rather freely, having only moderate impact on the output power [see Fig. 5(c) ]. Input matching is sensitive to the input impedance on the fundamental frequency and extra care needs to be taken not to have too low a resistive part since this clearly deteriorates performance.
The variation in input match as a function of Ê Á¾ , Ê Á¿ , Ê Ç½ and Ê Ç¿ (see Fig. 4 ) was found to be negligible, due to small coupling between the harmonics and the fundamental frequency.
The output power [see Fig. 5 (b) and (c)] also exhibits a clear dependence on the terminating impedances. Both the output match of the second harmonic and the input matching of the fundamental frequency obviously has a strong impact. The input matching has a similar dependence on the output power as on the absorbed input power [see Fig. 5(a) and (b) ].
It can be seen that output power is very sensitive to variations in reflection coefficient at the second harmonic [see Fig. 5(c) ] on the input -both regarding magnitude and phase. It can also be seen that the reflection coefficient at the fundamental frequency on the output affects the output power. Similar dependency of the reflection coefficients at the input and output has been found for FETs [11] . Finally, the simulations show that the impact from the third harmonic is negligible both on input and output power, and thus, they need not be considered during optimization.
In the design currently employed (see Fig. 6 ), the input uses two matching stubs (shorts) and the output structure consists of a matching stub (short) for the second harmonic frequency and a filter (open) to block the fundamental frequency. The matching circuit on the input and output also presents the HBT with the optimum terminating impedances for the fundamental and second harmonic frequency, respectively. The short circuit is accomplished with MIM-capacitors, thus making it possible to feed dc bias for the transistor on the center conductor of the coplanar waveguide.
To ensure a good understanding on how to realize the passive structures (shorts, opens, crosses and MIM capacitors), test circuits have been designed and fabricated using (EM) field simulators from Hewlett Packard 1 . Results from measurements on the passive structures conform well with simulated data up to at least 40 GHz (current limit of the measurement equipment used) (see Fig. 7 ).
IV. MEASUREMENTS
The measurement setup for the evaluation of the fabricated doubler comprised of a HP8510C vector network analyzer for Sparameter measurements. A synthesized sweeper together with ½ High-Frequency Structure Simulator (HFSS) and Momentum from HewlettPackard Corporation, Santa Rosa System Division, Santa Rosa, CA. a power amplifier, was used for the power measurements. The circuit was contacted on input and output side using coplanar probes. The output power was measured using a waveguide Vband power sensor in order to further suppress the fundamental frequency being below the cutoff frequency of the waveguide. Measurements with the power amplifier setup using a through line instead of the doubler showed no detectable output signal at the harmonic frequency, thus showing that power delivered at the second harmonic only originated from the doubler itself. The measured frequency doubler showed a conversion efficiency of better than -12 dB at an input power of 1.2 dBm and a dc bias of 4 V and 3 mA (see Fig. 8 ). It is to be observed that the efficiency calculated is defined as measured output power versus source power, thus the efficiency is better than the showed, taking into account mismatch on the input and output of the doubler. These results are found to be comparable to a heterojunction field-effect transistor (HFET) doubler operating equally close to its Ñ Ü [4] . The 3-dB power bandwidth for the multiplier was measured to be about 7.4% (see Fig. 9 ). The multiplier was originally designed for a Si/SiGe HBT (here called DT9502) having a different doping profile, thus having somewhat different S-parameters compared to the used device (here called 3147A1), which was available at the time of implementation. The difference in S-parameters between the devices implied that the used device (3147A1) is not optimally matched for working in this frequency multiplier. The effect of this difference in transistor behavior can be seen in Fig. 9 , where the doubler structure has been simulated using both the DT9502 and 3147A1 as the active device. Fig. 9 shows the calculated conversion efficiency for the doubler using the derived HBT model and the calculated impedances for the input and output embedding circuits. The good agreement between theory and experiments makes it possible to predict the conversion behavior for different HBT devices and improving the design of the doubler.
V. CONCLUSIONS
A frequency doubler for 55 GHz with a conversion efficiency of better than -12 dB, operating at an output frequency near Ñ Ü for the device, has been designed and realized.
We have also presented a physics-based large-signal Si/SiGe HBT model, which uses data given from the fabrication process for finding the model parameters. By fitting of a few parameters, it is possible to accurately model the large-signal behavior up to millimeter-wave frequencies, which has been shown with the simulated and designed doubler circuit.
